webinar register page

Webinar banner
RISC-V Meetup: Production Grade, Open RISC-V SweRV Core Solutions in CHIPS Alliance
- Intro to CHIPS Alliance & SweRV family overview – Zvonimir Bandic, BoD CHIPS Alliance (15 mins)
- SweRV EH2 /EL2 architecture – Robert Golla, Western Digital (20 mins)
- SweRV Core supported software development integration – Michael Gielda, Antmicro (20 mins)
- SSP, SweRV Support Package for commercial support – Codasip (15 mins)
- Simulator in Google Cloud for SSP – Metrics (15 mins)

May 20, 2020 05:30 PM in Pacific Time (US and Canada)

Webinar logo
Webinar is over, you cannot register now. If you have any questions, please contact Webinar host: Jeffrey Osier-Mixon.